

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov

| APPLICATION NO. | F | ILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|------------------------|---------|------------|----------------------|-------------------------|------------------|
| 09/287,304 | | 04/07/1999 | AKIRA YAMAMOTO | 0941.63012 | 6149 |
| 24978 | 7590 | 10/07/2003 | | . EXAM | INER |
| GREER, E | BURNS & | CRAIN | PIZIALI, JEFFREY J | | |
| 300 S WAC 25TH FLOO | | | ART UNIT | PAPER NUMBER | |
| CHICAGO, IL 60606 | | | | 2673 | 21 |
| | | | | DATE MAILED: 10/07/2003 | 3 |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | <u> </u> | | | | | | |
|---|---|---|--|--|--|--|--|
| | Application No. | Applicant(s) | | | | | |
| • | 09/287,304 | YAMAMOTO ET AL. | | | | | |
| . Office Action Summary | Examiner | Art Unit | | | | | |
| | Jeff Piziali | 2673 | | | | | |
| The MAILING DATE of this communicati Period for Reply | on appears on the cover sheet | with the correspondence address | | | | | |
| A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICAT - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communica - If the period for reply specified above is less than thirty (30) day - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, b - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b). Status | FION. CFR 1.136(a). In no event, however, may tion. s, a reply within the statutory minimum of y period will apply and will expire SIX (6) May statute, cause the application to become | a reply be timely filed thirty (30) days will be considered timely. IONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133). | | | | | |
| 1)⊠ Responsive to communication(s) filed of | nn 11 July 2003 | | | | | | |
| <u> </u> | This action is non-final. | | | | | | |
| 3) Since this application is in condition for | _ | | | | | | |
| Disposition of Claims | | | | | | | |
| 4)⊠ Claim(s) <u>1-21</u> is/are pending in the appl | ication. | | | | | | |
| · | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | |
| <u> </u> | · · · · · · · · · · · · · · · · · · · | | | | | | |
| 6)⊠ Claim(s) <u>1-21</u> is/are rejected. | | | | | | | |
| | · · · · · · · · · · · · · · · · · · · | | | | | | |
| 8) Claim(s) are subject to restriction Application Papers | and/or election requirement. | | | | | | |
| 9) The specification is objected to by the Ex | aminor | | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ | | y the Evaminer | | | | | |
| | | - | | | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11)☑ The proposed drawing correction filed on 21 November 2001 is: a)☑ approved b)☐ disapproved by the Examiner. | | | | | | | |
| If approved, corrected drawings are required in reply to this Office action. | | | | | | | |
| 12)☐ The oath or declaration is objected to by the Examiner. | | | | | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | | | | | | | |
| 13) Acknowledgment is made of a claim for | foreign priority under 35 U.S.0 | C. § 119(a)-(d) or (f). | | | | | |
| a)⊠ All b)□ Some * c)□ None of: | | | | | | | |
| 1.⊠ Certified copies of the priority doc | uments have been received. | | | | | | |
| 2. Certified copies of the priority doc | uments have been received ir | n Application No | | | | | |
| Copies of the certified copies of the application from the Internation See the attached detailed Office action for | nal Bureau (PCT Rule 17.2(a) |)). | | | | | |
| * See the attached detailed Office action for a list of the certified copies not received. 14)□ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application). | | | | | | | |
| a) ☐ The translation of the foreign langua 15)☐ Acknowledgment is made of a claim for d | ge provisional application has | s been received. | | | | | |
| Attachment(s) | omoono phonty under 00 0.0. | | | | | | |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-9 3) Information Disclosure Statement(s) (PTO-1449) Paper | 948) 5) Notice | ew Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152) | | | | | |

Art Unit: 2673

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Youn (US 5,856,816).

Regarding claim 1, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1] having two opposing edges [i.e. front and back edges]; a substrate on which the LCD panel, the data driver and the gate driver are integrally formed; the data driver on a single [i.e. the front] edge of the two opposing edges of the LCD panel being divided into a plurality of blocks [Fig. 2; D₁-D2_{n-1} & D₂-D_{2n}] so as to divide the LCD panel into sections arranged side by side, which simultaneously supply the LCD panel with display signals respectively supplied thereto; wherein each of the blocks includes a plurality of signal lines [Fig. 3; DA, DB, & DC] that are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, the display signals being supplied from the signal lines of each block to the data bus lines simultaneously, and the blocks are arranged adjacent to each other along the single edge of the LCD panel (Column 1,

Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 2, Youn discloses a block comprising a shift register [Fig. 5, 21]; signal lines [Fig. 5, Y] to which the display signals are supplied; data bus lines connected to the signal lines and the LCD panel; and analog switches [Fig. 5, 29-30] provided in the data bus lines and controlled by an output signal of the shift register thereto (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 3, Youn discloses a driver device [Fig. 5, 22-23] which receives display data [Fig. 5, D] externally supplied and outputs the display signals derived therefrom to the blocks of the data driver (Column 4, Line 39 - Column 5, Line 21).

Regarding claim 4, Youn discloses a plurality of driver devices [Fig. 5, 22-23] which are respectively associated with a plurality of ones of the blocks, each of the plurality of driver devices receiving display data [Fig. 5, D] externally supplied and outputting the display signals derived therefrom to associated blocks of the data driver (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 5, Youn discloses the display signal lines of the associated blocks have parts extending from one of the plurality of driver devices through a space located between the associated blocks [Fig. 5].

Regarding claim 6, Youn discloses a substrate on which the LCD panel, data driver and gate driver are integrally formed (Column 1, Lines 10-20).

Regarding claim 7, Youn discloses the data driver comprises polysilicon transistors (Column 1, Lines 10-20).

Regarding claim 8, Youn discloses a display signal supply device [Fig. 5, 22-23] which outputs the display data [Fig. 5, D] to the driver device (Column 4, Line 39 - Column 5, Line 21).

Regarding claim 9, Youn discloses the display signal display device is formed on the LCD panel (Fig. 1; Column 1, Line 10 - Column 2, Line 20).

Art Unit: 2673

Regarding claim 10, Youn discloses a display signal supply device [Fig. 5, 22-23] which outputs the display data [Fig. 5, D] to the plurality of driver devices (Column 4, Line 39 - Column 5, Line 21).

Regarding claim 11, Youn discloses each of the plurality of blocks supplies the LCD panel with a given number of display signals at once (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 12, Youn discloses the driver device comprises a shift register [Fig. 5, 21] which outputs a shift signal, first latch circuits [Fig. 5, 22-23] which latch the display data in response to the shift signal, and second latch circuits [Fig. 5, 25-26] which latch the display data from the first latch circuits in response to a latch enable signal externally supplied (Column 4, Line 39 - Column 5, Line 38).

Regarding claim 13, Youn discloses digital-to-analog converters [Fig. 5, 27-28] which convert the display data from the second latch circuits into analog signals (Column 5, Lines 4-13).

Regarding claim 14, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1] having two opposing edges [i.e. front and back edges]; and groups of signal lines [Fig. 2, D_n] for carrying display signals, the signal lines within each of the groups being adjacent to each other along a single [i.e. the front] edge of the two opposing edges of the LCD panel, and the data driver being divided

Art Unit: 2673

into a plurality of adjacently arranged blocks [Fig. 2, D₁-D_{2n-1} & D₂-D_{2n}] from which the groups of signal lines extend over corresponding partial areas of the LCD device so that each of the groups of signal lines is associated with a respective one of the blocks of the data driver, wherein the signal lines [Fig. 3; DA, DB, & DC] in each of the blocks are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines is larger than a number of the signal lines, and the display signal are supplied from the signal lines of each block to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 15, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1] having two opposing edges [i.e. front and back edges]; signal lines extending from the data driver [Fig. 2, D_n] and carrying display signals, the data driver and the signal lines being divided into a plurality of blocks [Fig. 2, D₁-D_{2n-1} & D₂-D_{2n}] so that the divided signal lines extending from one of the plurality of blocks extends over a corresponding divided area of the LCD device; wherein the plurality of blocks are adjacent to each other along a single [i.e. the front] edge of the two opposing edges of the LCD panel, said divided signal lines [Fig. 3; DA, DB, & DC] in each of the plurality of blocks are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a

Art Unit: 2673

number of the signal lines, and display signals being supplied from the signal lines of each of the blocks to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 16, Youn discloses a liquid crystal display device including a data driver [Fig. 3] and a gate driver [Fig. 2, 3], comprising an LCD panel [Fig. 2, 1] having two opposing edges [i.e. front and back edges]; a substrate on which the LCD panel, the data driver and the gate driver are integrally formed; the data driver being divided into a plurality of blocks [Fig. 2, D₁-D_{2n-1} & D₂-D_{2n}] arranged side by side along a single [i.e. the front] edge of the two opposing edges of the LCD panel, and each of the blocks has a plurality of signal lines [Fig. 3; DA, DB, & DC] that extend into the liquid crystal display device and are connected to a plurality of data bus lines [Fig. 3, Data Latch output lines] via a switching device [Fig. 3, 12], a number of the data bus lines being larger than a number of the signal lines, and display signals being supplied from the signal lines of each block to the data bus lines simultaneously (Column 1, Line 10 - Column 2, Line 20). Youn does not expressly disclose using analog switches as the switching device.

However, the use of analog switches as switching devices was well known and commonly understood in the art of data latching at the time of invention. Therefore, it would have been obvious to one skilled in the art at the time of invention to using analog switches as Youn's switching device, so as to manufacture the device with commonly available circuitry.

Regarding claim 17, Youn discloses the data driver comprises polysilicon transistors (Column 1, Lines 10-20).

Regarding claim 18, Youn discloses each of the blocks is arranged adjacent to a block of at least one of an immediately preceding block and an immediately following block (Fig. 2; Column 1, Line 10 - Column 2, Line 20).

Regarding claim 19, this claim is rejected by the reasoning applied in the above rejection of claim 18.

Regarding claim 20, this claim is rejected by the reasoning applied in the above rejection of claim 18.

Regarding claim 21, this claim is rejected by the reasoning applied in the above rejection of claim 18.

Response to Arguments

Applicants' arguments filed July 11, 2003 have been fully considered, but they are not persuasive. The applicants contend Youn (US 5,856,816) teaches a plurality of blocks on two opposing edges of an LCD panel, and not along a single edge of the panel (see Page 9 of Paper No. 26 -- filed 11 July 2003). However, the examiner respectfully disagrees. Youn's LCD panel [Fig. 2, 1] inherently has, for instance, both a front edge and a back edge. Furthermore, Youn

teaches a data driver [Fig. 2, 2a & 2b] being divided into blocks [Fig. 2, D₁-D_{2n}] which drive odd data lines [Fig. 2; D₁, D3, ..., D2_{n-1}] and even data lines [Fig. 2; D₂, D₄, ..., D_{2n}] respectively. Along the top of the front edge of Youn's LCD panel [Fig. 2, 1], odd-numbered data lines [Fig. 2; D₁, D3, ..., D2_{n-1}] are arranged adjacent to each other. Along the bottom of the front edge of the same LCD panel, even-numbered data lines [Fig. 2; D₂, D₄, ..., D_{2n}] are arranged adjacent to each other. By such reasoning, the rejection of the claims is deemed proper and thereby maintained.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (703) 305-8382. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (703) 305-4938. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-4700.

3 October 2003

BIPIN SHALWALA UPERVISORY PATENT ---

TEOM